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Abstract: Two-dimensional (2D) layered materials-based field-effect transistors (FETs) are 
promising for ultimate scaled electron device applications because of the improved electrostatics 
to atomically thin body thickness. However, compared with the typical thickness of ~5-nm for Si-
on-insulator (SOI), the advantage of the ultimate thickness limit of monolayer for the device 
performance has not been fully proved yet, especially for the on-state at the accumulation region. 
Here, we present much stronger quantum-mechanical effect at the accumulation region based on 
the C-V analysis for top-gate MoS2 FETs. The self-consistent calculation elucidated that the 
electrons are confined in the monolayer thickness, unlike in the triangle potential formed by the 
electric field for SOI, the gate-channel capacitance is ideally maximized to the gate insulator 
capacitance since the capacitive contribution of the channel can be neglected due to the negligible 
channel thickness. This quantum-mechanical effect agreed well with the experimental results. 
Therefore, monolayer 2D channels are suggested to be used to enhance the on-current as well as 
the gate modulation ability.  
1. Introduction 
The metal-oxide-semiconductor field-
effect transistor (MOSFET) scaling requires the 
transition from planar to FinFET to overcome 
the short channel effect, which prolongs the life 
of the silicon complimentary MOS [1,2]. The 
electrostatics have been improved, while 3-
dimensional (3D) shape has drastically 
increased the parasitic capacitance (Cpara) to the 
level beyond the intrinsic gate capacitance, 
which results in the loss of gate controllability 
[3]. Therefore, it has been suggested that an 
attractive charge-based device scaling path 
should be back to 2D from 3D to reduce the 
parasitism [4]. 
So far, for the conventional 2D channel, 
i.e., silicon-on-insulator (SOI) MOSFETs, the 
electrostatic field-effect control of carriers has 
already been investigated by deepening the 
understanding of the bulk Si MOSFET, which 
is characterized by capacitance-voltage (C-V) 
measurements [5]. The bulk Si MOSFET 
usually operates at the inversion mode, and the 
carriers in the inversion layer are confined by 
the electrical-field-induced band bending, as 
shown in Figure 1. In the classical simplest 
model, the carriers are assumed to stay just at 
the SiO2/Si interface. The gate-channel 
capacitance (Cgc) is equal to the oxide 
capacitance (Cox). However, the electrons are 
governed by quantum mechanics and described 
by wave functions. Therefore, the carriers in the 
electrical-field-induced band bending are 
quantized into a 2D subband structure, where 
E1 and E2 correspond to the two lowest energy 
subbands. The distance between the centroid 
for the square modulus of the wave function 
and the interface is shown by zinv. Therefore, 
the additional contribution resulted from this 
distance in the semiconductor should be 
considered and called the quantum mechanical 
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effect. This results in 1/Cgc = 1/Cox + 1/Cinv, 
where Cinv is the inversion layer capacitance. 
For thin-channel SOI MOSFETs (e.g., 5-nm-
thick silicon), the quantized carriers are further 
confined by the channel thickness, which 
results in the sharper carrier distribution and 
slightly enhances Cgc [5]. However, the C-V 
analysis at the atomic thickness limit, which is 
the case for the 2D layered channels, has not 
been experimentally demonstrated for the SOI 
MOSFET, because there is a drastic mobility 
degradation when the Si thickness decreases 
from 5 nm to 1 nm [6], and the fabrication of 
SOI with a uniform thickness of 1 nm is 
extremely difficult [6,7]. 
For atomically thin 2D layered channels, 
C-V measurements were reported on MoS2 
FETs to analyze the interface state densities [8-
15], electrical reliability on the gate oxide [16-
18], quantum capacitance (CQ) [8], metal-
insulator transition [19] and thickness-
dependent depletion behavior [20]. It has been 
recognized that most of 2D-layered-channel-
based FETs operate at the accumulation mode 
[20]. Therefore, the strong quantum-
mechanical effect is expected at the 
accumulation region, which cannot be achieved 
in the SOI MOSFET.  
In this work, the accumulation region in C-
V for top-gate MoS2 FETs is systematically 
analyzed to elucidate the quantum-mechanical 
effect. In addition, the self-consistent 
calculation is performed by solving Poisson 
equation and Schrödinger equation. Finally, 
based on the comparison of the experimental 
and theoretical results, the quantum-
mechanical effects on Cgc are discussed from 
the viewpoint of the 2D device thickness 
scaling. 
2. Results and discussion 
In this paper, MoS2 films were 
mechanically exfoliated onto the quartz 
substrate from natural bulk MoS2 flakes. 
Raman spectroscopy and atomic force 
microscopy (AFM) were employed to 
determine the layer number. Ni/Au was 
deposited as the source/drain electrodes. Then, 
Y metal with a thickness of 1 nm was deposited 
via thermal evaporation of the Y metal from a 
PBN crucible in an Ar atmosphere with a partial 
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Figure 1 Schematic illustration of the subband structures for bulk Si-MOSFET, 5-nm SOI, and monolayer 
2D. Red lines indicate square modulus of the wave functions for subbands. Si-MOSFET and SOI operate at 
the inversion mode, while 2D FET operates at the accumulation mode. Therefore, the distance from the 
interface to the center of the square modulus of the wave function is expressed as zinv and zA, respectively. 
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pressure of 10-1 Pa, followed by oxidization in 
the laboratory atmosphere [21,22]. Y2O3 acts as 
the buffer layer for the nucleation sites on MoS2 
because MoS2 surface is chemically inert. The 
Al2O3 oxide layer with a thickness of 10 nm 
was deposited via atomic layer deposition 
(ALD), followed by the Al top-gate electrode 
formation. C-V measurements were conducted 
using 4980A LCR meters in a vacuum prober 
at the room temperature. 
Figure 2 shows a schematic drawing and 
an optical image of the top-gate MoS2 FET. The 
MoS2 flakes with the large area (>30 μm2) were 
selected for device fabrication and 
characterization because the measured 
capacitance should be larger than the stray 
capacitance (~10 fF) of the measurement 
system. Moreover, it should be emphasized that 
the quartz substrate was used to remove Cpara 
completely [20]. Cgc was measured in the top-
gate MoS2-FETs, where the top-gate electrode 
was connected to the high terminal, while both 
source and drain were connected to the low 
terminal. The full equivalent circuit of the 
MoS2 accumulation region is shown in Figure 
2b. CA is the accumulation capacitance. Cit and 
Rit are the capacitance and resistance of the 
interface states, respectively, which account for 
the carrier capture and emission processes. Rch 
is the channel resistance, which accounts for the 
carrier charging process to the channel through 
the source/drain. At the depletion region, Cit is 
important in the C-V characteristics because Cit 
is much larger than the depletion capacitance, 
while it can be neglected at the strong 
accumulation region in this study. Rch becomes 
dominant at the depletion region but can be 
neglected at the strong accumulation region due 
to the high carrier density. More detailed 
information on the equivalent circuit can be 
found elsewhere [8,20]. Therefore, at the 
accumulation region, the simplified equivalent 
circuit with CA and Cox can be considered, as 
shown in Figure 2c. 
Figure 3a shows the experimental Cgc-
VTG curves for the MoS2 channel thicknesses 
(tch) of 1 layer (1L), 3L, and 10 nm at the 
frequency of 1 MHz. The 1L MoS2 shows (i) 
the highest saturation capacitance and (ii) a 
sharp rise at the accumulation region, while 10-
nm MoS2 shows the lowest saturation 
capacitance and a slow rise to the accumulation 
region. Since all devices have identical Cox in 
principle due to the identical top-gate process, 
the thickness dependence of Cgc can arise from 
the contribution of CA. Here, in the case of the 
SOI MOSFET, the sharp rise of the capacitance 
was observed with the decrease in the thin body 
thickness [5]. However, the increase in the 
capacitance at the saturation region was not 
Figure 2
N. Fang et al.
b
Simplified equivalent 
circuit for strong accumulation 
Buffer-Y2O3 Cox
CA
c
Low terminal
5 mm
Quartz sub.
Prober stage
MoS2 FET
a
20 mm
S DTG
Full equivalent circuit 
TG
Cox
CA
Cit
Rit
Rch
S
Quartz 
ALD-Al2O3 
Cpara
Rch
D
High terminal
Cpara
Figure 2 (a) Whole image of the devices on a quartz substrate. The inset is the magnified image showing a 
top-gate MoS2 FET. (b) Schematics of the MoS2 FET structure and full equivalent circuit of the capacitance 
measurements. (c) Simplified equivalent circuit at the strong accumulation region. 
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observed. The drastic increase in capacitance at 
the saturation region in the present MoS2 FET 
can be attributed to the giant quantum-
mechanical effect at the monolayer limit, which 
is quite difficult to experimentally achieve by 
the channel thickness scaling of the SOI 
MOSFET. 
The self-consistent calculation was 
performed by solving Poisson equation and 
Schrödinger equation to clarify the quantum-
mechanical effect in the MoS2 FET. Figure 3c 
shows the example of the energy band diagram 
of the top Al2O3 (10 nm)/MoS2 (10 nm)/back 
Al2O3 (10 nm) gate stack used for the 
calculation. The gate voltage is always applied 
to the left Al2O3 oxide, which is used as the top-
gate oxide. The right Al2O3 oxide is just 
considered as the substrate, and the effect of the 
thickness and oxide type on the calculated 
results can be ignored here. Schrödinger 
equation was solved in the effective mass 
approximation using the software by 
incorporating material properties specific to the 
device [23]. The parameters of MoS2 used in 
the calculation are shown in Table 1. The 
thickness of MoS2 is varied from 1L to 10 nm 
at different gate biases. For simplicity, the 
continuous band is used instead of the discrete 
bands with the van der Waals energy gap. The 
layer number dependence of the dielectric 
constant (εch) for MoS2 is adapted from the 
studies of first-principle calculation [24, 25]. 
This simplification is reasonable, since it 
provides a sufficient explanation of the 
experimental results. The calculated Cgc-VTG 
curves are shown in Figure 3b. The 1L MoS2 
shows a sharp rise and the highest saturation 
capacitance at the accumulation region, which 
is consistent with the experimental results.  
Here, the origin for the thickness 
dependence of Cgc is discussed. Figures 4a-c 
show the calculated three lowest subband 
energies (E1, E2, E3), square modulus of wave 
function for each subband, and channel electron 
density (n) distribution for 10-nm MoS2 at the 
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Figure 3 (a) Experimental Cgc-VTG characteristics at 1 MHz of MoS2 FETs with a thickness of 1L, 3L, and 
10 nm. (b) Simulated Cgc-VTG characteristics of the MoS2 FETs with a thickness of 1L, 2L, 3L, and 10 nm, 
respectively. The solid lines are the results from the self-consistent calculation by solving Poisson equation 
and Schrödinger equation [23]. (c) Typical example of the energy band diagram of the top Al2O3 (10 
nm)/MoS2 (10 nm)/back Al2O3 (10 nm) gate stack. EC, EV, and EF are conduction band, valance band edge 
energies, and Fermi energy, respectively. 
 
Dielectric constant Effective mass ND (cm
-3)
monolayer 3.0 0.73 3×1017
bilayer 4.2 0.73 3×1017
bulk 6.3 0.73 3×1017
Table 1
N. Fang et al.
Table 1 Physical parameters used in the simulation. 
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weak depletion. The energy difference between 
the subbands (E2 - E1 = 0.017 eV) is smaller 
than the kBT (kB and T are defined as the 
Boltzmann constant and the temperature), 
which makes all of these subbands occupied by 
the electrons. As a result, n is distributed 
throughout the entire channel thickness with a 
peak near the back surface. Meanwhile, when 
the positive gate bias is applied, the strong 
accumulation is achieved as shown in Figures 
4d-f. The energy difference between E1 and E2 
increases due to the confinement in the top 
surface triangle potential formed by the 
electrical field. As a result, most of electrons 
locate in the lowest energy subband E1, and the 
wave function of E1 is confined in the top 
surface triangle potential. That is, 2D electron 
gas (2DEG) is formed near the top surface of 
MoS2 with the distance of ~1.1 nm. Therefore, 
when the gate bias is modulated from the 
depletion to the accumulation, the centroid 
position for the square modulus of the wave 
function is gradually changed from the bottom 
to the top of the MoS2 body, which results in a 
slow rise of Cgc toward the accumulation region 
by the gate voltage. 
When tch is reduced, in addition to the 
electrical field confinement, the thickness 
confinement will dominate the quantum-
mechanical effect. It is similar to the 
consideration of a quantum well [26], and the 
N. Fang et al.
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Figure 4 (a) Energy band diagram of the 10-nm Al2O3/10-nm MoS2/10-nm Al2O3 structure at the weak 
depletion region. The gate voltage is applied on the left Al2O3 oxide. (b) Square modulus of the wave function 
of each subband. (c) Channel electron density distribution. The strong accumulation case for the 10-nm 
Al2O3/10-nm MoS2/10-nm Al2O3 structure is shown in (d-f). The strong accumulation case of the 10-nm 
Al2O3/3L MoS2/10-nm Al2O3 structure is shown in (g-i). 
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thickness-confined subband energy 
eigenvalues can be estimated as 𝐸𝑛 = ħ𝜋
2𝑛2/
2𝑚𝑐ℎ𝑡𝑐ℎ
2 , where mch is the effective mass of 
MoS2. By decreasing tch, the energy difference 
between E1 and E2 will be much larger than 
3kBT, and only subband E1 can be considered to 
be occupied. As a result, the intrinsic 2DEG is 
formed in the ultrathin MoS2 channel. This is 
the scenario for 3L to 1L MoS2, as shown in 
Figures 4g-i. Subband E1 is now confined in 
the MoS2 body. The electrical-field-induced 
band bending does not affect the electron 
distribution because E1 is already higher than 
the triangle potential. The energy difference 
between E1 and E2 is quite large, so E2 is not 
visible in Figure 4g. Therefore, when the gate 
bias is modulated from the depletion to the 
accumulation, the centroid position for the 
square modulus of the wave function is almost 
fixed and results in the effective modulation of 
n. This scenario accounts for the sharper rise of 
the C-V curves for 3L to 1L MoS2. Moreover, 
in Figure 3b, the positive shift of Cgc-VTG 
curves is observed by decreasing tch. This result 
is attributed to the increase in the E1 subband 
energy. However, the experimental Cgc-VTG 
curves do not show a clear thickness-dependent 
shift. This is because the threshold voltage for 
the 2D layered channel is quite sensitive to the 
surface doping effect due to the extrinsic 
adsorbates especially for the ultra-thin channel 
case [27,28]. 
The next task is to explain why the 
saturation capacitance drastically increases at 
the monolayer limit. In analogy to Cinv in SOI 
MOSFETs, Cgc in MoS2 FETs at the 
accumulation region can be divided as 1/𝐶𝑔𝑐 =
1/𝐶𝑜𝑥 + 1/𝐶𝐴 = 1/𝐶𝑜𝑥 + 1/𝐶𝐴
𝐷𝑂𝑆 + 1/
𝐶𝐴
𝑡ℎ𝑖𝑐𝑘𝑛𝑒𝑠𝑠 [29,30]. 𝐶𝐴
𝐷𝑂𝑆 comes from the finite 
DOS of MoS2 as 𝐶𝐴
𝐷𝑂𝑆 = 𝑒2𝑔2𝐷[1 + 𝑒𝑥𝑝(𝐸𝐺/
2𝑘𝐵𝑇)/2𝑐𝑜𝑠ℎ(𝐸𝐹/𝑘𝐵𝑇)] , where g2D = 
gsgvmch/2πħ2 is the band-edge DOS [8,20,31]. 
EG is the bandgap, and gs and gv are the spin and 
valley degeneracy factors, respectively.  
𝐶𝐴
𝑡ℎ𝑖𝑐𝑘𝑛𝑒𝑠𝑠 comes from the distance between the 
centroid for the square modulus of the wave 
function and the gate insulator interface (zA) as 
𝐶𝐴
𝑡ℎ𝑖𝑐𝑘𝑛𝑒𝑠𝑠 = 𝜀𝑐ℎ/𝑧𝐴 . At the strong 
accumulation region, the Fermi energy (EF) 
enters the conduction band, and CA
DOS 
corresponds to conduction band-edge DOS. 
MoS2 has a relatively large effective mass, and 
therefore CA
DOS is large with the order of ~ 80 
μF/cm2 [8]. It is much larger than Cox (typically 
~0.3-0.4 μF/cm2) and can be neglected. As a 
Figure 5
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result, it is simplified as 1/𝐶𝑔𝑐 = 1/𝐶𝑜𝑥 +
𝑧𝐴/𝜀𝑐ℎ, which indicates that zA determines Cgc. 
Therefore, the square modulus of the wave 
function for subband E1 is shown for different 
MoS2 thicknesses at the strong accumulation 
region in Figure 5a. In the 10-nm MoS2 case, 
the centroid of the wave function is confined in 
the triangle potential induced by band bending 
instead of its body thickness, and zA is ~ 1.1 nm. 
By decreasing the MoS2 thickness, the centroid 
approaches the interface due to the channel 
body confinement effect. In the monolayer case, 
zA is only ~0.2 nm.  
From the above theoretical and 
experimental results, MoS2 channel thickness 
seriously affects zA, which further affects CA. 
The contribution of CA on Cgc is discussed 
quantitatively from the viewpoint of thickness 
scaling as below. Figure 5b shows the 
calculated Cgc as a function of tch. When the 
equivalent oxide thickness (EOT) is 7.8 nm, the 
loss of Cgc is ~8 % at the multilayer and ~2 % 
at 1L. For EOT = 1 nm, the loss of Cgc becomes 
~20 % at the multilayer and only 6 % at 1L. 
This trend has been experimentally confirmed 
by C-V measurements with more than 10 
devices, as shown in Figure 5c. Although the 
variation is relatively large from sample to 
sample, the monolayer MoS2 saturation 
capacitance is unambiguously larger than that 
of the thicker MoS2. The above study indicates 
that monolayer 2D materials should be selected 
to maximize the carrier density at the 
accumulation region as well as the gate 
modulation ability since 𝑛 = ∫ 𝐶𝑔𝑐𝑑𝑉𝑇𝐺  and 
Cgc is largest for monolayer. This is the big 
advantage of the 2D layered channel compared 
with SOI because thickness scaling of SOI to 
the ultimate regime (~1 nm) negatively impact 
the electrical transport properties, i.e., the 
drastic degradation of the mobility [6,7]. Of 
course, monolayer 2D materials also suffer 
from the interfacial issues, such as the remote 
phonon scattering from the high-k oxide and 
Coulomb scattering due to charged impurities. 
These interfacial issues become more 
unavoidable because the carriers in the channel 
are close to the top gate oxide interface and 
even from the bottom oxide interface [32-34]. 
However, due to the inherent structural stability 
resulted from the layered structure provides the 
relatively high mobility even in the monolayer 
limit. By improving these interfacial issues, the 
ideal carrier electrostatics will be achieved by 
the gate electrical field. 
3. Conclusion 
In this study, the accumulation region of 
the C-V characteristics was systematically 
investigated for top-gate MoS2 FETs with the 
thickness from 1L to 16 nm. A strong quantum-
mechanical effect due to the channel thickness 
confinement was experimentally demonstrated 
in monolayer MoS2 FETs, which was supported 
by the self-consistent calculation. At the 
thickness scaling limit to the monolayer MoS2, 
Cgc is maximized to be Cox because CA can be 
neglected due to the negligible channel 
thickness. Therefore, monolayer 2D channels 
are suggested to be used to enhance the 
maximum on-current as well as the gate 
modulation ability.  
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